Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
L
Linux
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
E-EXK4 - Operating System Group
projects
Linux
Commits
7b784c63
Commit
7b784c63
authored
11 years ago
by
Ralf Baechle
Browse files
Options
Downloads
Patches
Plain Diff
MIPS: cacheops.h: Increase indentation by one tab.
Signed-off-by:
Ralf Baechle
<
ralf@linux-mips.org
>
parent
c1724c89
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
arch/mips/include/asm/cacheops.h
+43
-43
43 additions, 43 deletions
arch/mips/include/asm/cacheops.h
with
43 additions
and
43 deletions
arch/mips/include/asm/cacheops.h
+
43
−
43
View file @
7b784c63
...
...
@@ -14,56 +14,56 @@
/*
* Cache Operations available on all MIPS processors with R4000-style caches
*/
#define Index_Invalidate_I 0x00
#define Index_Writeback_Inv_D 0x01
#define Index_Load_Tag_I 0x04
#define Index_Load_Tag_D 0x05
#define Index_Store_Tag_I 0x08
#define Index_Store_Tag_D 0x09
#define Index_Invalidate_I
0x00
#define Index_Writeback_Inv_D
0x01
#define Index_Load_Tag_I
0x04
#define Index_Load_Tag_D
0x05
#define Index_Store_Tag_I
0x08
#define Index_Store_Tag_D
0x09
#if defined(CONFIG_CPU_LOONGSON2)
#define Hit_Invalidate_I 0x00
#define Hit_Invalidate_I
0x00
#else
#define Hit_Invalidate_I 0x10
#define Hit_Invalidate_I
0x10
#endif
#define Hit_Invalidate_D 0x11
#define Hit_Writeback_Inv_D 0x15
#define Hit_Invalidate_D
0x11
#define Hit_Writeback_Inv_D
0x15
/*
* R4000-specific cacheops
*/
#define Create_Dirty_Excl_D 0x0d
#define Fill 0x14
#define Hit_Writeback_I 0x18
#define Hit_Writeback_D 0x19
#define Create_Dirty_Excl_D
0x0d
#define Fill
0x14
#define Hit_Writeback_I
0x18
#define Hit_Writeback_D
0x19
/*
* R4000SC and R4400SC-specific cacheops
*/
#define Index_Invalidate_SI 0x02
#define Index_Writeback_Inv_SD 0x03
#define Index_Load_Tag_SI 0x06
#define Index_Load_Tag_SD 0x07
#define Index_Store_Tag_SI 0x0A
#define Index_Store_Tag_SD 0x0B
#define Create_Dirty_Excl_SD 0x0f
#define Hit_Invalidate_SI 0x12
#define Hit_Invalidate_SD 0x13
#define Hit_Writeback_Inv_SD 0x17
#define Hit_Writeback_SD 0x1b
#define Hit_Set_Virtual_SI 0x1e
#define Hit_Set_Virtual_SD 0x1f
#define Index_Invalidate_SI
0x02
#define Index_Writeback_Inv_SD
0x03
#define Index_Load_Tag_SI
0x06
#define Index_Load_Tag_SD
0x07
#define Index_Store_Tag_SI
0x0A
#define Index_Store_Tag_SD
0x0B
#define Create_Dirty_Excl_SD
0x0f
#define Hit_Invalidate_SI
0x12
#define Hit_Invalidate_SD
0x13
#define Hit_Writeback_Inv_SD
0x17
#define Hit_Writeback_SD
0x1b
#define Hit_Set_Virtual_SI
0x1e
#define Hit_Set_Virtual_SD
0x1f
/*
* R5000-specific cacheops
*/
#define R5K_Page_Invalidate_S 0x17
#define R5K_Page_Invalidate_S
0x17
/*
* RM7000-specific cacheops
*/
#define Page_Invalidate_T 0x16
#define Index_Store_Tag_T 0x0a
#define Index_Load_Tag_T 0x06
#define Page_Invalidate_T
0x16
#define Index_Store_Tag_T
0x0a
#define Index_Load_Tag_T
0x06
/*
* R10000-specific cacheops
...
...
@@ -71,17 +71,17 @@
* Cacheops 0x02, 0x06, 0x0a, 0x0c-0x0e, 0x16, 0x1a and 0x1e are unused.
* Most of the _S cacheops are identical to the R4000SC _SD cacheops.
*/
#define Index_Writeback_Inv_S 0x03
#define Index_Load_Tag_S 0x07
#define Index_Store_Tag_S 0x0B
#define Hit_Invalidate_S 0x13
#define Cache_Barrier 0x14
#define Hit_Writeback_Inv_S 0x17
#define Index_Load_Data_I 0x18
#define Index_Load_Data_D 0x19
#define Index_Load_Data_S 0x1b
#define Index_Store_Data_I 0x1c
#define Index_Store_Data_D 0x1d
#define Index_Store_Data_S 0x1f
#define Index_Writeback_Inv_S
0x03
#define Index_Load_Tag_S
0x07
#define Index_Store_Tag_S
0x0B
#define Hit_Invalidate_S
0x13
#define Cache_Barrier
0x14
#define Hit_Writeback_Inv_S
0x17
#define Index_Load_Data_I
0x18
#define Index_Load_Data_D
0x19
#define Index_Load_Data_S
0x1b
#define Index_Store_Data_I
0x1c
#define Index_Store_Data_D
0x1d
#define Index_Store_Data_S
0x1f
#endif
/* __ASM_CACHEOPS_H */
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment