-
- Downloads
sparc64: Make PAGE_OFFSET variable.
Choose PAGE_OFFSET dynamically based upon cpu type. Original UltraSPARC-I (spitfire) chips only supported a 44-bit virtual address space. Newer chips (T4 and later) support 52-bit virtual addresses and up to 47-bits of physical memory space. Therefore we have to adjust PAGE_SIZE dynamically based upon the capabilities of the chip. Note that this change alone does not allow us to support > 43-bit physical memory, to do that we need to re-arrange our page table support. The current encodings of the pmd_t and pgd_t pointers restricts us to "32 + 11" == 43 bits. This change can waste quite a bit of memory for the various tables. In particular, a future change should work to size and allocate kern_linear_bitmap[] and sparc64_valid_addr_bitmap[] dynamically. This isn't easy as we really cannot take a TLB miss when accessing kern_linear_bitmap[]. We'd have to lock it into the TLB or similar. Signed-off-by:David S. Miller <davem@davemloft.net> Acked-by:
Bob Picco <bob.picco@oracle.com>
Showing
- arch/sparc/include/asm/page_64.h 6 additions, 14 deletionsarch/sparc/include/asm/page_64.h
- arch/sparc/kernel/ktlb.S 25 additions, 5 deletionsarch/sparc/kernel/ktlb.S
- arch/sparc/kernel/vmlinux.lds.S 5 additions, 0 deletionsarch/sparc/kernel/vmlinux.lds.S
- arch/sparc/lib/clear_page.S 2 additions, 2 deletionsarch/sparc/lib/clear_page.S
- arch/sparc/lib/copy_page.S 2 additions, 2 deletionsarch/sparc/lib/copy_page.S
- arch/sparc/mm/init_64.c 92 additions, 0 deletionsarch/sparc/mm/init_64.c
- arch/sparc/mm/ultra.S 6 additions, 6 deletionsarch/sparc/mm/ultra.S
Loading
Please register or sign in to comment